Improved electrical properties of metal-oxide-semiconductor capacitor with HfTiON gate dielectric by using HfSiON interlayer by Ji, F et al.
Title Improved electrical properties of metal-oxide-semiconductorcapacitor with HfTiON gate dielectric by using HfSiON interlayer
Author(s) Xu, JP; Ji, F; Li, CX; Lai, PT; Guan, JG; Liu, YR
Citation Applied Physics Letters, 2007, v. 91 n. 15
Issued Date 2007
URL http://hdl.handle.net/10722/57453
Rights Creative Commons: Attribution 3.0 Hong Kong License
Improved electrical properties of metal-oxide-semiconductor capacitor with
HfTiON gate dielectric by using HfSiON interlayer
J. P. Xu and F. Ji
Department of Electronic Science and Technology, Huazhong University of Science and Technology, Wuhan
430074, People’s Republic of China
C. X. Li and P. T. Laia
Department of Electrical and Electronic Engineering, the University of Hong Kong, Pokfulam Road, Hong
Kong
J. G. Guan
State Key Laboratory of Advanced Technology for Materials Synthesis and Processing, Wuhan University of
Science and Technology, Wuhan 430070, People’s Republic of China
Y. R. Liu
Institute of Polymer Optoelectronic Materials and Devices, South China University of Technology,
Guangzhou 510640, People’s Republic of China and The School of Physics Science andam Technology,
South China University of Technology, Guangzhou 510640, People’s Republic of China
Received 17 August 2007; accepted 23 September 2007; published online 10 October 2007
Metal-oxide-semiconductor MOS capacitor with HfTiON/HfSiON stack structure as high-k gate
dielectric is fabricated, and its electrical properties are compared with those of a similar device with
HfTiON only as gate dielectric. Experimental results show that the device with HfTiON/HfSiON
gate dielectric exhibits better interface properties, lower gate leakage current, and enhanced
high-field reliability. All these improvements should be attributed to the fact that the HfSiON buffer
layer effectively blocks the diffusion of Ti atoms to the Si substrate, thus resulting in a SiO2/Si-like
HfSiON/Si interface. © 2007 American Institute of Physics. DOI: 10.1063/1.2798248
The development of alternative high-k gate dielectrics
for future complimentary metal-oxide-semiconductor
CMOS devices is indispensable for achieving both low
leakage current and small equivalent oxide thickness.1 Re-
cently, Hf oxide and Hf silicate have been receiving more
and more attention for the forthcoming CMOS
technologies.2–4 However, the k values of Hf oxide and sili-
cate are not high enough to satisfy the requirements of high-
k gate dielectric. So, titanium was added into Hf oxide and
silicate to increase the k value because both Ti oxide and
silicate have higher dielectric constant.5 As a result, HfTiON
is a promising high-k gate dielectric for small MOS devices.
Besides small band offset with Si, the small bandgap6,7 and
poor thermodynamic stability8,9 of titanium oxide compared
to hafnium oxide suggest that a buffer layer should be used
to isolate the Ti atoms in HfTiON from the Si substrate. It is
well known that N-incorporated Hf silicate can suppress
phase separation and microcrystallization, thus increasing the
k value and decreasing the leakage current.10 In this work, a
stack structure of HfTiON on HfSiON is designed and fab-
ricated as the high-k gate dielectric of MOS device. Experi-
mental results show that excellent electrical properties and
reliability can be obtained for the stack gate dielectric struc-
ture.
MOS capacitor with HfTiON/HfSiON stack gate dielec-
tric denoted as the stack sample was fabricated on 100-
oriented n-type Si wafers with a doping concentration of 2
1017 cm−3. After RCA cleaning, the wafers were put in
diluted HF for 1 min to remove the native SiO2. Then, the
wafers were immediately loaded into the vacuum chamber of
a sputtering system made by DENTON Corporation. A HfN
film 2 nm was deposited at room temperature by the
sputtering of a Hf target at 25 W rf power in an Ar/N2
=24/6 ambient. Igniting pressure and sputtering pressure
were 60 and 6.6 mTorr, respectively. Then, HfTiN was de-
posited at room temperature through cosputtering of Hf at
25 W rf power and Ti at 33 W dc power in the same ambient
and pressure as for the deposition of HfN. Next, the sample
was transferred to a postdeposition annealing PDA system.
The PDA was performed in N2 500 ml/min at 700 °C for
30 s to oxidize the HfN and HfTiN films by consuming the
residual oxygen in the N2 ambient. During the PDA, Si out
diffused into the buffer layer to form a HfSiON interlayer. A
control sample with only HfTiON as gate dielectric i.e.,
without the buffer layer, denoted as the control sample was
aAuthor to whom correspondence should be addressed. Electronic mail:
laip@eee.hku.hk FIG. 1. XPS of the stack sample.
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also fabricated. Then, Al was thermally evaporated and pat-
terned using lithography technology as the gate electrode
with an effective area of 7.8510−5 cm2. Also, Al was
evaporated as the back electrode of the MOS devices to de-
crease contact resistance. Finally, both samples were an-
nealed at 400 °C for 25 min in forming gas with N2/H2
=95/5.
High-frequency 1 MHz C-V curves were measured at
room temperature using HP4284A precision LCR meter.
Flatband voltage Vfb, and oxide-charge density Qox were
extracted from the high-frequency C-V curves. The interface-
state density Dit at midgap was also extracted from the
high-frequency C-V curve using the Terman method.11 High-
field stress 2 MV/cm for 5000 s, with the capacitors biased
in accumulation by HP4156A precision semiconductor pa-
rameter analyzer, was used to examine device reliability un-
der high-field stress in terms of flatband-voltage shift Vfb
and gate-leakage increase. All measurements were carried
out under a light-tight and electrically shielded condition.
The physical thickness Tox of the high-k gate dielectric is
measured to be 7.8 nm by ellipsometry. Ti and Hf distribu-
tion profiles of the stack sample are analyzed by x-ray pho-
toelectron spectroscopy XPS, as shown in Fig. 1. Obvi-
ously, Ti sharply decreases near the HfTiON/HfSiON
interface and cannot penetrate to the Si surface, resulting in
little reaction between Ti and Si. The C-V curves of the stack
and control samples are shown in Fig. 2. Since the stack
sample has an interlayer of HfSiON with a k value lower
than that of HfTiON, it exhibits slightly smaller accumula-
tion capacitance compared to the control sample.
Electrical parameters of the two samples are extracted
from the HF C-V curves and listed in Table I. The equivalent
oxide-charge density Qox, including fixed charges, border-
trap charges, mobile-ion charges, and interface-state charges,
is calculated according to Qox=−Cox Vfb−ms /q, where
ms is the work-function difference between aluminum and
Si substrate; Cox is oxide capacitance per unit area. For the
control sample, large Qox implies that a large amount of de-
fects are generated near the interface, probably due to the
reaction of Ti with Si at the interface.9 For the stack sample,
the reaction is greatly suppressed due to the isolation role of
the HfSiON interlayer 2 nm, as shown in Fig. 1, result-
ing in smaller Qox. Accordingly, a smaller Vfb shift is ob-
served for the stack sample −0.11 V than the control
sample −0.20 V. Capacitance equivalent thickness CET
can be obtained from the C-V curve based on CET
=k0kSiO2 /Cox, where k0 and kSiO2 are dielectric constants of
vacuum and SiO2, respectively. As compared to the control
sample, smaller accumulation capacitance of the stack
sample means a slightly larger CET. Moreover, the sup-
pressed reaction between Ti and Si means that the stack
sample has a lower interface-state density 2.151011
cm−2 eV−1 than the control sample 8.271011 cm−2 eV−1,
due to the formation of a SiO2/Si-like interface i.e.,
HfSiON/Si interface. The k value of the stack sample is
only slightly lower than that of the control sample due to the
existence of the HfSiON interlayer.
Gate leakage current is another important device param-
eter. To evaluate the gate leakage performance of the devices,
the I-V curve is measured in both accumulation and inver-
sion, as shown in Fig. 3. Oxide charges and especially inter-
TABLE I. Electrical properties of the samples.
Sample Dit 1011 cm−2 eV−1 Vfb V Qox 1011 cm−2 k CET nm
Stack 2.15 −0.11 5.69 19.7 1.51
Control 8.27 −0.20 18.4 20.8 1.40
FIG. 2. Typical high-frequency C-V curves of the two samples. FIG. 3. Gate leakage current density of the two samples.
FIG. 4. Increase of gate leakage current after high-field stressing.
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face states could be responsible for the leakage properties.
Owing to its smaller Qox and Dit, the stack sample exhibits
lower gate leakage current than the control sample.
A high-field stressing at 2 MV/cm =Vg−Vfb /Tox,
where Vg is gate voltage for 5000 s is used to evaluate the
reliability of the devices. After stressing, increase of gate
leakage current and shift of flatband voltage for the two
samples are shown in Figs. 4 and 5, respectively. Obviously,
the stack sample has much better reliability than the control
sample due to the formation of a hardened oxynitrided inter-
face without titanium silicide.
In summary, MOS device with HfTiON/HfSiON stack
gate dielectric is fabricated, and excellent electrical proper-
ties are obtained, with lower interface-state/oxide-charge
densities, lower gate leakage current, and better high-field
reliability, as compared to the control sample without the
HfSiON buffer. This is attributed to the HfSiON interlayer
which effectively prevents Ti from penetrating to the Si sur-
face, and thus forms an oxynitrided and SiO2/Si-like inter-
face. Therefore, the HfTiON/HfSiON stack dielectric is a
promising technology for preparing high-k gate-dielectric
MOS devices with excellent electrical performances.
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FIG. 5. Shift of flatband voltage Vfb during high-field stressing.
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